View WS57LV291C-90T_376449.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

WS57LV291C
PRELIMINARY
HIGH SPEED 3.3 VOLT 2K x 8 CMOS PROM/RPROM
KEY FEATURES
* 3.3 Volt 0.3 Volt VCC * Fast Access Time
-- t ACC = 70 ns -- t CS = 20 ns
* Available in 300 Mil "Skinny" DIP * Immune to Latch-up
-- Up to 200 mA
* ESD Protection Exceeds 2000V
* Low Power Consumption
-- 25 mA ICC
GENERAL DESCRIPTION
The WS57LV291C is a High Performance 2K x 8 UV Erasable Re-Programmable Read Only Memory (RPROM). This RPROM is manufactured using an advanced CMOS EPROM manufacturing process resulting in a very low power die that affords exceptional speed capabilities with a 3.3 volt V CC supply. The WS57LV291C is configured in the standard Bipolar PROM pinouts, the preferred and most common pinout for high speed PROMs of 16K density. Operating at 3.3 volts, the WS57LV291C dissipates a maximum of 25 mA under worst case conditions at maximum speed (70 ns TAA). Typical ICC at 25C is less than 20 milliamps. The WS57LV291C is packaged in a space saving 300 mil windowed, hermetic DIP package.
BLOCK DIAGRAM
PIN CONFIGURATION
TOP VIEW CERDIP
A7 A6 A5 A4 A3 A2 A1 A0 O0 O1 O2 GND 1 2 3 4 5 6 7 8 9 10 11 12 24 23 22 21 20 19 18 17 16 15 14 13 VCC A8 A9 A10 CS1/VPP CS2 CS3 O7 O6 O5 O4 O3
6 A5 - A10 ROW ADDRESSES
ROW DECODER
EPROM ARRAY
16,384 BITS
5 A0 - A4 COLUMN ADDRESSES
COLUMN DECODER
SENSE AMPLIFIERS
CS1/ VPP CS2 CS3 8
OUTPUTS
PRODUCT SELECTION GUIDE
PARAMETER Address Access Time (Max) CS to Output Valid Time (Max) WS57LV291C-70 70 ns 20 ns WS57LV291C-90 90 ns 30 ns
Return to Main Menu
2-15
WS57LV291C
ABSOLUTE MAXIMUM RATINGS*
Storage Temperature............................-65 to + 150C Voltage on any Pin with Respect to Ground ....................................-0.6V to +7V VPP with Respect to Ground...................-0.6V to + 14V ESD Protection ..................................................>2000V
MODE SELECTION
PINS MODE CS1/ VPP CS2 CS3 VCC OUTPUTS
Read Output Disable Output Disable Output Disable Program Program Verify
VIL VIH X X VPP VIL
VIH X VIL X X VIH
VIH X X VIL X VIH
VCC VCC VCC VCC VCC VCC
DOUT High Z High Z High Z DIN DOUT
*NOTICE:
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.
OPERATING RANGE
RANGE Commercial TEMPERATURE 0C to +70C VCC + 3.3V 0.3V
DC READ CHARACTERISTICS Over Operating Range. (See Above)
SYMBOL VIL VIH VOL VOH ICC ILI ILO
NOTES:
PARAMETER Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage
TEST CONDITIONS (Note 3) (Note 3) IOL = 16 mA IOH = -4 mA (Notes 1 and 2) ICC at Maximum Frequency Outputs Not Loaded VIN = 3.6V or Gnd VOUT = 3.6 V or Gnd
MIN -0.1 2.0 2.4
MAX 0.6 VCC + 0.3 0.4
UNITS V V V V
VCC Active Current (CMOS) Input Leakage Current Output Leakage Current
25 -10 -10 10 10
mA A A
1. CMOS inputs: GND 0.3V or VCC 0.3V. 2. For TTL inputs add 5 mA ICC. 3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
AC READ CHARACTERISTICS Over Operating Range. (See Above)
PARAMETER Address to Output Delay CS to Output Delay Output Disable to Output Float* Address to Output Hold
*Sampled, Not 100% Tested.
SYMBOL tACC tCS tDF tOH
WS57LV291C-70
MIN MAX
WS57LV291C-90
MIN MAX
UNITS
70 20 20 0 0
90 30 ns 30
2-16
WS57LV291C
AC READ TIMING DIAGRAM
ADDRESSES
VALID tACC tOH
CS tCS OUTPUTS VALID tDF
CAPACITANCE (4) TA = 25C, f = 1 MHz
SYMBOL C IN C OUT C VPP PARAMETER Input Capacitance Output Capacitance VPP Capacitance CONDITIONS VIN = 0V VOUT = 0V VPP = 0 V TYP (5) 4 8 18 MAX 6 12 25 UNITS pF pF pF
NOTES: 4. This parameter is only sampled and is not 100% tested. 5. Typical values are for TA = 25C and nominal supply voltages.
TEST LOAD (High Impedance Test Systems)
A.C. TESTING INPUT/OUTPUT WAVEFORM
98 1.80 V D.U.T. 3.0 1.5 30 pF (INCLUDING SCOPE AND JIG CAPACITANCE) 0.0 TEST POINTS 1.5
A.C. testing inputs are driven at 3.0 V for a logic "1" and 0.0 V for a logic "0." Timing measurements are made at 1.5 V for input and output transitions in both directions.
NOTE: 6. Provide adequate decoupling capacitance as close as possible to this device to achieve the published A.C. and D.C. parameters. A 0.1 microfarad capacitor in parallel with a 0.01 microfarad capacitor connected between VCC and ground is recommended. Inadequate decoupling may result in access time degradation or other transient performance failures.
2-17
WS57LV291C
NORMALIZED SUPPLY CURRENT vs. SUPPLY VOLTAGE
1.60 40.0 35.0 1.40 30.0 NORMALIZED I CC DELTA Taa (ns) 1.20 25.0 20.0 15.0 10.0 5.0 0.60 4.0 4.5 5.0 5.5 6.0 SUPPLY VOLTAGE ( V ) 0.0
TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING
1.00
0.80
0.0
200
400
600
800
1000
CAPACITANCE ( pF )
NORMALIZED Taa vs. AMBIENT TEMPERATURE
1.6 1.2
NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE
1.4 1.1 NORMALIZED Taa 1.2 NORMALIZED I CC
1.0
1.0
0.9 0.8
0.6 -55 -35 -15 5 25 45 65 85 105 125 AMBIENT TEMPERATURE (C )
0.8 -55 -35 -15 5 25 45 65 85 105 125 AMBIENT TEMPERATURE (C)
2-18
WS57LV291C
PROGRAMMING INFORMATION DC CHARACTERISTICS (TA = 25 5C, VCC = 6.25 V 0.25 V, VPP = 12.75 0.25 V)
SYMBOLS ILI IPP ICC VOL VOH PARAMETER Input Leakage Current (VIN = VCC or Gnd) VPP Supply Current During Programming Pulse VCC Supply Current Output Low Voltage During Verify (IOL = 16 mA) Output High Voltage During Verify (IOH = -4 mA) 2.4 MIN -10 MAX 10 60 25 0.45 UNITS A mA mA V V
NOTES: 7. VPP must not be greater than 13 volts including overshoot.
AC CHARACTERISTICS (TA = 25 5C, VCC = 6.25 V 0.25 V, VPP = 12.75 0.25 V)
SYMBOLS tAS tDF tDS tPW tDH tCS tRF PARAMETER Address Setup Time Chip Disable Setup Time Data Setup Time Program Pulse Width Data Hold Time Chip Select Delay VPP Rise and Fall Time 1 2 100 2 30 200 MIN 2 30 TYP MAX UNITS s ns s s s ns s
PROGRAMMING WAVEFORM
VIH ADDRESSES VIL VIH DATA VIL tDS VPP tDF tPW tDH tCS DATA IN DATA OUT tAS ADDRESS STABLE
VIH CS1/VPP VIL VIH DON'T CARE VIL tRF tRF
CS2/CS3
2-19
WS57LV291C
ORDERING INFORMATION
PART NUMBER WS57LV291C-70T WS57LV291C-90T SPEED (ns) 70 90 PACKAGE TYPE 24 Pin CERDIP, 0.3" 24 Pin CERDIP, 0.3" PACKAGE DRAWING T1 T1 OPERATING TEMPERATURE RANGE Comm'l Comm'l WSI MANUFACTURING PROCEDURE Standard Standard
NOTE: 8. The actual part marking will not include the initials "WS."
PROGRAMMING/ALGORITHMS/ERASURE/PROGRAMMERS REFER TO PAGE 5-1
The WS57LV291C is programmed using Algorithm D shown on page 5-9.
Return to Main Menu
2-20

▲Up To Search▲

Price & Availability of WS57LV291C-90T

	To Download WS57LV291C-90T Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .